Abstract-An analog-to-digital converter (ADC) architecture is described which utilizes mixing instead of high frequency sampling, and folds the input in frequency around harmonics of the mixing local oscillator. The frequency-folded input is separated in the digital domain, which enables significant dynamic range benefits. The frequency of the mixing local oscillator can be significantly smaller than the signal bandwidth, and hence the architecture is suitable for high-speed applications. The architecture is verified through system level simulation and the impact of non-idealities on performance is considered. The design is observed to have a reduced timing skew requirement compared to time-interleaved ADCs.
I. INTRODUCTION
High-speed analog-to-digital converters (ADC) can be beneficial for direct RF-to-digital conversion in wireless receivers, optical links, and software-defined radios (SDR). Power dissipation is often a key consideration in such designs.
Time-interleaved (T-Int) ADCs (e.g. [1] ) offer a power efficient approach for high-speed operation. Such designs employ N sub-ADCs operating at f s /N which are interleaved in time to produce an equivalent sample rate of f s . Key limitations to this approach include timing skew between sampling clocks and the requirement for all sample-and-hold (S/H) circuits to operate at the full input bandwidth. Typically, timing skew limits achievable resolution, which is proportional to 1/(τ skew f in ) where maximum f in is f s /2.
Another approach is frequency-interleaving (e.g. [2] ) where the input is downconverted by a mixer in each of N/2 paths, with a sub-ADC operating at f s /N . The approach requires generation of all local oscillator (LO) frequencies kf s /N for k ∈ [1 : N/2], which poses a major implementation challenge.
An ADC architecture termed "modulated wideband converter (MWC)" [3] assumes a sparse wireless spectrum, and employs m paths, each with a mixer and a customized LO with relative phase shift. Harmonic periodicity in the LO is created using a large shift register and a known digital sequence. Signals are assumed to occupy a small portion of the available sampling spectrum and are reconstructed using a matrix operation in digital. In [4] , using a 2 GHz f s , a maximum signal occupation bandwidth of 114 MHz and 50 dB dynamic range were achieved with the assistance of a 15.5 dB variable attenuator and an oscilloscope for signal digitization.
In this paper, we present an ADC architecture that relaxes timing skew requirements compared to T-Int ADCs and allows all S/H components to operate at a minimum of f s /N for an overall ADC sampling frequency f s . While this method employs mixing similar to frequency-interleaving, a key design advantage in this work is that the mixing LO in each of N paths operates at the same frequency and can thus be generated from a single source. Principles of LO synthesis in harmonic rejection mixers (HRM) [5] are employed to separate the input into independent sub-bands in the digital domain using simple time-domain operations, which provides a significant increase in dynamic range.
The frequency-folded ADC architecture and design are described below. The impact of non-idealities including quantization noise and path mismatches is analyzed. Mathematical derivations for ADC performance are verified through system level simulations.
II. FREQUENCY-FOLDED ADC ARCHITECTURE
In the proposed architecture (Fig. 1) , the input is split into N paths. Each path contains a switch configured as a mixer, and baseband anti-aliasing low pass filter (LPF) before the signal is digitized by a sub-ADC with a clock rate ≥ f s /N . Downconversion LO frequency generation and selection is completed in the digital domain, by applying specific gains to each signal path as described below. The full frequencyfolded ADC operates at a sampling frequency f s , while each mixing path employs LO waveforms of identical frequency f s /N .
III. FREQUENCY-FOLDING
In each path, the input is mixed with a rectangular LO of duty cycle 1/N and fundamental frequency f s /N . Each LO has a relative time delay of 1/f s to produce N non-overlapping (Fig. 1) . The input signal will be downconverted by all harmonics of the mixing LO. Assuming the input is band limited to f s /2, of interest here are the first N/2 harmonics of the LO. The magnitude spectrum of the LO limited to frequency f s /2 is given by
The LO contains a DC component of value 1/N and all integer harmonics of the fundamental frequency f s /N . An analog path gain of N placed before each sub-ADC can be used to compensate for the scaling factor arising from the harmonic amplitude.
Consider the input shown in Fig. 2 . On the left we show the input channelized into N /2+1 sub-bands [6] , each centered at a harmonic of the LO. During mixing, LO harmonics downconvert each sub-band to DC where the LPF limits frequency response to f s /(2N ) (Fig. 2 center) . The entire input spectrum is now centered at DC. Filter order requirements for the LPFs can be traded off with sub-ADC sample rate.
IV. BAND DECOMPOSITION
Decomposing the baseband spectrum into N /2+1 sub-bands after multiplying it with p i (t) can be seen as a harmonic rejection problem since removing all but a single harmonic from the corresponding LO spectrum P LO (f ) would enable the effective downconversion of only a single sub-band to DC.
A. Harmonic Rejection Mixers
Harmonic rejection mixers (HRM) [7] have been extensively employed in literature to remove harmonics from the LO spectrum. A typical HRM ( Fig. 3 ) with downconversion frequency f s /N consists of N mixing paths, each LO with a duty cycle of 1/N and time delay of 1/f s , along with a sinusoidal gain coefficient (e.g. [8] ). Gain coefficients may be applied at the input or after mixing since application of these is a linear scaling operation. Summation of the N paths produces an effective LO with harmonics 2:N -2 removed (Fig. 4 top) .
B. Harmonic Rejection Mixer with Programmable LO Frequency
In [5] it was shown that downconversion by a frequency kf s /N for k ∈ [1 : N/2] is possible with an N -phase HRM by reordering the HRM gain coefficients in time. Consider samples of a sinusoid of frequency f s /N oversampled at f s . If f s is kept constant, the same set of coefficients make up the sinusoidal samples for all kf s /N . The samples are simply reordered in time for different k. Fig. 4 shows the generation of f s /N , 2f s /N , and 5f s /N in an N =16 HRM by reordering gains in time. The magnitude spectrum of the equivalent LO is that of a sampled sinusoid with zero-order hold applied and is given by [5] 
where the first unrejected harmonic is located at frequency Comparing Fig. 1 to Fig. 3 , gain coefficients and summation of paths are implemented in the digital domain in the frequency-folded ADC. Reordering gain coefficients in time changes the equivalent LO frequency and is completed by changing the gain to path assignments in digital for the frequency-folded ADC since each path's LO represents a single time slot of the sample-and-held sinusoid in Fig. 4 . The first unrejected harmonic in the effective LO spectrum lies beyond f s /2 at the image frequency of the generated desired equivalent LO (Fig. 4) .
While a single LO frequency is chosen in the HRM in [5] , the frequency-folded ADC employs a set of gain coefficients g (1:N )n followed by a summation to synthesize each downconversion LO frequency nf s /N for n ∈ [0 : N/2] in order to separately and simultaneously receive all sub-bands shown in Fig. 2 . For quadrature mixing, a set of both Sine and Cosine coefficients may be employed for LO frequencies kf s /N for k ∈ [1 : N/2 − 1]. The conversion gain for the frequency-folded ADC is exactly that given by Eq. (2) and all computations are performed in the time domain. While N paths enable digitization of the entire input bandwidth, fewer paths may be employed to digitize a subset of the input subbands utilizing symmetry in the sinusoidal coefficients. Fig. 2 shows sub-bands that are symmetric around harmonics of the mixing LO frequency. For the general case, the upper and lower sideband can be separated in the digital domain using quadrature mixing and the Hilbert transform. Sideband selection is given by
where H denotes the Hilbert transform and f LO is nf s /N . Addition results in the upper sideband, and subtraction in the lower sideband. A total of N sub-bands result from this operation.
D. SNR Benefits
Each sub-band output in the digital domain is a linear combination of the outputs of multiple sub-ADCs. Thus in order to compute the signal-to-quantization-noise-ratio (SQNR) for each sub-band, the correlation of the quantization noise of each sub-ADC must be considered. Uncorrelated quantization noise will add in power while correlated quantization noise will add in voltage. Correlation is determined by the phase of the baseband signal at each sub-ADC input. Inputs with the same phase or which are 180
• out of phase have highly correlated quantization noise since the voltage samples are the same magnitude, while signals with different phases have uncorrelated quantization noise since voltage samples are located in different locations between sub-ADC quantization bins. After mixing, the phase of the baseband signal at the input of the k th sub-ADC, that results from downconversion by the n th LO harmonic is given by
where φ Input is the phase of the input signal and φ LO,k is the phase of the LO in the k th path, where k ∈ [1 : N ] and n ∈ [0 : N/2]. φ Input is constant in every path and therefore has no effect on the quantization noise correlation. Using Eq. (2) and denoting ψ(n) as the number of paths with unique signal phase as described above, the SQNR for each sub-band is given by SQN R(n) = 6.02b + 20 log 3ϕ(n)sinc
where b is the resolution of each sub-ADC in bits.
In practice, thermal noise is used to provide optimal dither in ADCs for optimal power consumption. Since thermal noise is uncorrelated in each sub-ADC and assuming σ dither is 1/2 LSB, the SNR for each sub-band becomes SN R(n) = 6.02b + 20 log
From the above equation, a benefit in SNR of N/2 is provided by the channelization of the frequency-folded ADC compared to a conventional optimally dithered high-speed ADC. At N =16, this is equivalent to 1.5 bits of resolution.
V. ADC NON-IDEALITIES

A. Mismatch
Path gain and LO phase mismatch limit the level of harmonic rejection in practice. Degraded harmonic rejection appears as distortion in the ADC as the input appears in more than one output sub-band. The spurious free dynamic range (SFDR) in each sub-band is defined as the largest spur created from a full scale input injected into any other sub-band compared to the full scale range of the sub-band of interest as scaled by Eq. (2). The SFDR is estimated as
where σ is the standard deviation of gain error in percent for gain mismatch, and σ = n 2 σ p for phase mismatch where n 2 is the rejected harmonic and σ p is the standard deviation of phase error in radians. LO phase mismatch was shown to be essentially eliminated using a clocking approach in [8] and will not be discussed further here.
B. Timing Skew
Employing a single clock for all sub-ADCs ( Fig. 1 ) minimizes timing skew, but timing skew can still exist from clock routing. Timing skew induces a phase error at each sub-ADC which degrades harmonic rejection. The resulting SFDR is estimated as
where σ skew is the standard deviation of timing skew in seconds and f BB is the baseband signal frequency. Maximum Figure 5 . Simulated SFDR plotted with Eq. (8) with σ skew =10 ps, N =16, fs=2 GHz, and b=16 for a single frequency-folded ADC distortion occurs when f BB = f s / (2N ). Timing skew distortion is relative to the baseband frequency, not the input frequency, which is a significant benefit compared to T-Int ADCs. Fig. 5 shows simulated SFDR for a single frequencyfolded ADC (Sec. VI) with σ skew =10 ps, N =16, f s =2 GHz, and b=16. The simulated SFDR is seen to closely follow the trend predicted by Eq. (8) .
The effects in Sec. V are caused by process variation, and therefore are deterministic in the case of a single IC, making calibration of these effects possible. The magnitude and phase of an applied calibration tone in the DC band at each sub-ADC input may be used to calibrate gain and timing skew since the phase and amplitude of a DC band tone are ideally the same at all sub-ADC inputs.
VI. SAMPLE DESIGN AND SIMULATION RESULTS
The frequency-folded ADC design in Fig. 1 with an ideal LPF with gain N is simulated in the time domain in Matlab. A random input phase is applied during each simulation with a simulation time of 50 periods of N/f s . Before each simulation, gain mismatch and timing skew are induced in each sub-ADC from a Gaussian distribution with standard deviation σ G and σ skew , respectively. Each sub-ADC is optimally dithered by Gaussian noise. All mixing clocks are assigned a transition time of 10 ps. The input is split into N output sub-bands using Eq. (3). Simulation results while varying all parameters in Eq. (5-8) are found to match well with the derived theory. Gaussian dither is disabled to verify Eq. (5).
To explain the frequency-folded ADC design process, a sample design is developed from the theory above. A σ skew of 3 ps and σ G of 1% are assumed for the ADC. An f s of 2 GS/s and N =16 are chosen for the design, with a sub-ADC sample rate of 125 MS/s. We calibrate gain error, but not timing skew, and maximize the effective number of bits (ENOB). Timing skew limits SFDR to 11.6 bits 1σ and 10 bits 3σ ENOB (Eq. (8)). Choosing 11 bits ENOB, a 10 bit sub-ADC resolution is derived from Eq. (6) . The 2GS/s frequency-folded ADC is simulated in Matlab including 10 bit digital gain coefficients, and gain calibration Figure 6 . ENOB for the 2GS/s frequency-folded ADC over 960 simulations (Sec. V). 960 independent simulations are completed, equivalent to testing 960 ADCs, to determine ENOB (20 simulations at 3 input frequencies within each sub-band). Gain calibration is found to lower gain error induced distortion below the ADC noise floor. Fig. 6 shows the maximum, minimum, and average ENOB, where the average ENOB across the input band is 10.7 bits. Average ENOB is determined by the sub-ADC noise and follows Eq. (6) well. Minimum ENOB is dominated by timing skew distortion and follows Eq. (8) with timing skew at 3σ.
VII. CONCLUSIONS An ADC architecture with reduced impact of timing skew is presented. The ADC input is folded in frequency and separated in the digital domain to improve SNR performance and channelize the input into multiple sub-bands by employing principles found in LO synthesis in harmonic rejection mixers to reduce sub-ADC speed requirements. The architecture provides a promising solution for applications such as channelized receivers [6] and SDRs.
